Scholarly PublicationItems where Author is "Maher Assaad"
![[up]](/style/images/multi_up.png)
Up a levelGroup by: Item Type | No Grouping
Number of items: 2.
Maher Assaad and Fawnizu Azmadi bin Hussin (2012) Design and FPGA Implementation of PLL-based Quarter-rate Clock and Data Recovery Circuit. [Citation Index Journal]
Maher Assaad and Fawnizu Azmadi bin Hussin (2012) Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit. [Citation Index Journal]