Logo

An FPGA-based design and implementation of an all-digital serializer for inter module communication in SoC

Assaad, Maher and Alser, Mohammed (2011) An FPGA-based design and implementation of an all-digital serializer for inter module communication in SoC. IEICE Electronics Express .

[img] PDF - Published Version
Restricted to Registered users only

418Kb

Abstract

In this paper, an all-digital serializer circuit based on a novel frequency and delay locked-loop (F/DLL) clock multiplier is presented. The advantages of the proposed F/DLL are that, it simultaneously generates a high frequency signal from a low frequency reference signal and synchronizes the two signals without jitter accumulation issue. Moreover, it can be easily adapted for different FPGA families as well as implemented as an integrated circuit. The proposed serializer circuit is used as a part of a SERDES in inter-module communication in system-on-chip (SoC). The simulation and experimental results confirm the performance of the serializer with the proposed clock multiplier.

Item Type:Article
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE:Departments > Electrical & Electronic Engineering
Mission Oriented Research > Nanotechnology
ID Code:7462
Deposited By: Dr Maher Assaad
Deposited On:12 Mar 2012 00:14
Last Modified:19 Jan 2017 08:22

Repository Staff Only: item control page

Document Downloads

More statistics for this item...