Logo

SWITCHING LOSS ANALYSIS OF A DIODE-CLAMPED RESONANT GATE DRIVER NETWORK

Yahaya, Nor Zaihar and Begam , Mumtaj and awan, mohammad (2008) SWITCHING LOSS ANALYSIS OF A DIODE-CLAMPED RESONANT GATE DRIVER NETWORK. Annual Seminar on Science and Technology . pp. 471-475.

[img] PDF
Restricted to Registered users only

407Kb

Abstract

This paper is about the analysis of switching losses in a diode-clamped resonant gate driver network. The LC configuration of this network is studied to explore the limitations of resonant current based on the inductance values. With fixed capacitance value from the internal power transistor device, the switching losses within the gate driver circuit are evaluated in search for optimization purposes. It is found that there are limitations in the inductance value and the duty ratio from the influence of dead time for all the inductance values. Where dead time must be provided to avoid the shoot-through within the totem-poled configuration switches, this presents the trade-offs between the dead time, inductance value and duty ratio generation which are discussed in detail. PSpice circuit simulator is employed in the study using 1 MHz switching frequency. The results show remarkable findings which draw new limitations and suggest ways for the synchronous rectifier circuit design.

Item Type:Article
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE:Departments > Electrical & Electronic Engineering
ID Code:5824
Deposited By: Dr Nor Zaihar Yahaya
Deposited On:24 Jun 2011 12:44
Last Modified:19 Jan 2017 08:26

Repository Staff Only: item control page

Document Downloads

More statistics for this item...