Logo

Simulation Analysis of an Effective Gate Drive Scheme for a New Soft-Switched Synchronous Buck Converter

Yahaya, Nor Zaihar and Begam , Mumtaj and awan, mohammad (2009) Simulation Analysis of an Effective Gate Drive Scheme for a New Soft-Switched Synchronous Buck Converter. [Citation Index Journal]

[img] PDF
Restricted to Registered users only

266Kb

Abstract

This paper proposes a new resonant gate driver circuit for a soft switching synchronous buck converter in a fixed load condition. The switching energy can be fully recovered during current commutation phase in the gate driver while the diode conduction losses in the low and high side switches can be substantially reduced by employing additional L and C resonant in the circuit. Using PSpice simulation, the optimization technique has been studied. From the predetermined pulse width of the generated signals, the optimized resonant inductor current is observed to generate less oscillation and hence lower the switching loss. In addition, an optimized dead time interval is inserted between high side and low side of the transistors in the synchronous buck converter to minimize their body diode conduction losses. The detailed operations of both circuits are analyzed.

Item Type:Citation Index Journal
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE:Departments > Electrical & Electronic Engineering
ID Code:5820
Deposited By: Dr Nor Zaihar Yahaya
Deposited On:24 Jun 2011 12:30
Last Modified:19 Jan 2017 08:25

Repository Staff Only: item control page

Document Downloads

More statistics for this item...