Logo

Implementation of Real-time Simple Edge Detection on FPGA

Mohd Shukor, Mohd Nasir and Lo, H. H. and Sebastian , Patrick (2005) Implementation of Real-time Simple Edge Detection on FPGA. In: ICIS conference, 1-3 December 2005, Sunway Lagoon Resort Hotel.

[img] PDF - Published Version
Restricted to Registered users only

302b

Abstract

The objective of this paper was to develop a real time hardware image processing system which is based on Field Programmable Gate Array (FPGA). The chosen image processing algorithms implemented was edge detection. This work utilizes Altera DE2 development board powered by Cyclone II FGPA pair with 1.3 Mega pixel CMOS camera from Terasic Technologies. Verilog HDL was used as the hardware programming language for a real-time edge detection system. The resulting edge detection images showed that a simple edge detection algorithm was implemented on Cyclone II FPGA for real-time image processing.

Item Type:Conference or Workshop Item (Paper)
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE:Departments > Electrical & Electronic Engineering
ID Code:4989
Deposited By: Mr Hai Hiung Lo
Deposited On:23 Mar 2011 05:00
Last Modified:19 Jan 2017 08:27

Repository Staff Only: item control page

Document Downloads

More statistics for this item...