20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY

Assaad, Maher (2008) 20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY. In: Proceedings of the 15th International Conference MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS.

[thumbnail of Binder2.pdf] PDF
Binder2.pdf - Published Version
Restricted to Registered users only
Download (1MB)
Item Type: Conference or Workshop Item (Paper)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE: Centre of Excellence > Center for Intelligent Signal and Imaging Research
Departments > Electrical & Electronic Engineering
Depositing User: Dr Maher Assaad
Date Deposited: 04 Jan 2011 07:47
Last Modified: 19 Jan 2017 08:26
URI: http://scholars.utp.edu.my/id/eprint/3530

Actions (login required)

View Item
View Item