Logo

Configurable 2 Bits per Cycle Successive Approximation Register for Analog to Digital Converter on FPGA

Yong Hooi, Lim and Hai Hiung, Lo and Micheal, Drieberg and Patrick, Sebastian (2016) Configurable 2 Bits per Cycle Successive Approximation Register for Analog to Digital Converter on FPGA. In: International Conference on Intelligent and Advanced Systems (ICIAS 2016), 17 - 19 Aug, 2016, Kuala Lumpur Convention Center. (Unpublished)

[img] PDF (ICIAS 2016) - Submitted Version
347Kb

Abstract

Analog-to-Digital Converter (ADC) technology has been advancing to achieve a balance between speeds, size and cost. Successive approximation register (SAR) ADC is very popular for medium-to-high resolution as it is small but has difficulties in achieving high speed while flash ADC is big and not cost effective. Also, for different purposes, ADC have different resolution requirement. Producing ADCs with different resolution increases cost if it is not used in large scale production. In this paper, we propose to solve the issues of speed, size and cost by presenting a configurable 2 bits per cycle successive approximation register (SAR) ADC for FPGA implementation based on modification from successive approximation method. This SAR utilizes three comparators, instead of one comparator in normal SAR ADC. This enables the SAR to convert 2 bits at a time hence, reducing the conversion time by half, while at the same time, the resolution of this presented SAR is configurable. This increases the reusability of this SAR ADC for various different requirements of resolution. The design is implemented on Altera DE2 board with Cyclone II FPGA at a clock rate of 50MHz and can be boosted to 136MHz. On average, N cycles is needed for 2N bit resolution.

Item Type:Conference or Workshop Item (Paper)
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
Academic Subject One:Academic Department - Electrical And Electronics - Pervasisve Systems - Analogue Electronics - Analogue Integrated Circuit Design
Departments / MOR / COE:Departments > Electrical & Electronic Engineering
ID Code:12024
Deposited By: Mr Hai Hiung Lo
Deposited On:19 Jan 2017 08:19
Last Modified:19 Jan 2017 08:19

Repository Staff Only: item control page

Document Downloads

More statistics for this item...