Hardware architecture of OFCE-HS for hardware implementation

Rustam, Ruzali and Hamid, Nor Hisham and Hussin, Fawnizu Azmadi (2011) Hardware architecture of OFCE-HS for hardware implementation. In: Fourth International Conference on Machine Vision (ICMV 2011), Dec 09, 2011, Singapore.

[img] PDF - Published Version
Restricted to Registered users only



Optical flow algorithm proposed by Horn and Schunck (OFCE-HS) in 1981 was the first technique and one of the best performers for motion estimation. Attempts to implement OFCE-HS into real-time hardware have been performed by researchers. Hardware architecture of OFCE-HS proposed by Martin et al. with full integer for all calculations is one of the attempts. However, the hardware architecture has a significant drawback because it requires two dividers which decrease the speed of the system, increase the use of resources and add errors in the truncation of the least significant bits. To overcome this problem, new proposed hardware architecture of OFCE-HS is presented in this paper. With calculations using a combination of integer and fractional arithmetic, it is possible to reduce the number of dividers and to improve its performance. The goal of this work is to design hardware architecture of OFCE-HS which can increase the speed of the system, lower resource utilization and achieve good precision and accuracy compared previous works.

Item Type:Conference or Workshop Item (Paper)
Academic Subject One:Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Design
Departments / MOR / COE:Centre of Excellence > Center for Intelligent Signal and Imaging Research
ID Code:11992
Deposited By: Dr Fawnizu Azmadi Hussin
Deposited On:07 Oct 2016 01:42
Last Modified:19 Jan 2017 08:23

Repository Staff Only: item control page

Document Downloads

More statistics for this item...