Automatic Generation of Test Instructions for Structural Faults in Processor Cores using Satisfiability

Shaheen, Ateeq-Ur-Rehman and Hussin, Fawnizu Azmadi and Hamid, Nor Hisham and Zain Ali, Noohul Basheer (2013) Automatic Generation of Test Instructions for Structural Faults in Processor Cores using Satisfiability. In: Automatic Generation of Test Instructions for Structural Faults in Processor Cores using Satisfiability, 17-19 November, 2013, Busan, South Korea..

[thumbnail of ISOCC2013.pdf] PDF
ISOCC2013.pdf - Published Version
Restricted to Registered users only

Download (1MB) | Request a copy

Abstract

Instruction execution from the cache to detect the faulty chips in native mode has proven its effectiveness with high performance and low power consumption. Gate-level ATPG are time expensive and difficult to implement for large design. In this paper, we proposed an RTL-based methodology framework to generate the test program based on instructions set architecture (ISA) to test structural faults in processor cores. The proposed methodology framework made three major contributions. First, the use of effective conjunctive normal formula (CNF) encoding and instruction set architecture (ISA) prunes the combinational and sequential search space. Second, the modular based test generation and use of instruction set architecture (ISA) considerably reduces the test generation time. Third, an automatic generation of test instructions for structural faults.

Item Type: Conference or Workshop Item (Paper)
Departments / MOR / COE: Centre of Excellence > Center for Intelligent Signal and Imaging Research
Depositing User: Dr Fawnizu Azmadi Hussin
Date Deposited: 07 Oct 2016 01:42
Last Modified: 19 Jan 2017 08:21
URI: http://scholars.utp.edu.my/id/eprint/11973

Actions (login required)

View Item
View Item