Evaluation and performance analysis of heterogeneous multicore cluster processor architecture

Joo-On, Ooi and Hussin, Fawnizu Azmadi (2014) Evaluation and performance analysis of heterogeneous multicore cluster processor architecture. In: IET International Conference on Frontiers of Communications, Networks and Applications (ICFCNA 2014), 3-5 November 2014, Kuala Lumpur Malaysia.

[img] PDF - Published Version
Restricted to Registered users only



The advancement of silicon and wafer technology scaling in recent years have enabled the incorporation of different types of multiple processor cores clustered on a single die, example includes ARM’s big.LITTLE in dual quadcore cluster to form octa-core single chip. The great success of this architecture has encouraged further development into manycore system utilizing this unique architecture. Despite various anticipation of highly improvised many “big.LITTLE” core, researcher has found some limitations including load balance inefficiency, inefficient scheduler and limitation to same ISA core per cluster of maximum four core for this big.LITTLE or equivalent architecture. In this paper we intend to analyse the performance of different manycore clustering methods, aimed to show the impact of different mixture of multicore cluster single-chip processor architecture. We run five benchmarks applications selected from PARSEC-2.1 and SPLASH-2 benchmark suite resembling various popular application for mobile devices, including signal and media processing, graphics, data mining, general and engineering as well as high-performance computing segments. The simulation results shows asymmetric multicore cluster architecture has the highest speedup for most of benchmark programs tested. This shows asymmetric multicore cluster capability of utilizing its mix-core processing strength to better improve task or workload processing. Despite the better throughput performance for homogeneous cluster, we observed this is true for only two programs, the remaining programs show similar performance for all three cluster configurations. The experimental results in this paper can serve as research reference in design space exploration, for processor designers on the necessary optimal design choices, thus potentially reduce design cost and time.

Item Type:Conference or Workshop Item (Paper)
Academic Subject One:Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Microprocessor
Departments / MOR / COE:Centre of Excellence > Center for Intelligent Signal and Imaging Research
ID Code:11962
Deposited By: Dr Fawnizu Azmadi Hussin
Deposited On:07 Oct 2016 01:42
Last Modified:19 Jan 2017 08:21

Repository Staff Only: item control page

Document Downloads

More statistics for this item...