Review of Single Cycle Shifter for Structured LDPC Encoder

Anggraeni, Silvia and Hussin, Fawnizu Azmadi and Hamid, Nor Hisham (2015) Review of Single Cycle Shifter for Structured LDPC Encoder. Applied Mechanics and Materials, 763 . ISSN 1660-9336

[img] PDF - Published Version
Restricted to Registered users only



Shifter has been used in encoder of structured low density parity check (LDPC) codes due to the nature of its structure. Single clock cycle time of shifter is selected for doing matrix-vector multiplication of LDPC encoding to minimize encoding latency. Among the shifters which complete the multiplication within one clock cycle, this paper suggests the cyclic shifter for structured LDPC encoder. It is shown that the implementation of the typical cyclic shifter has less logic gates and less bit controller than the other shifter.

Item Type:Article
Academic Subject One:Academic Department - Electrical And Electronics - Pervasisve Systems - Digital Electronics - Design
Departments / MOR / COE:Centre of Excellence > Center for Intelligent Signal and Imaging Research
ID Code:11938
Deposited By: Dr Fawnizu Azmadi Hussin
Deposited On:07 Oct 2016 01:42
Last Modified:19 Jan 2017 08:20

Repository Staff Only: item control page

Document Downloads

More statistics for this item...