A Hybrid Delay Design-for-Testability for Nonseparable RTL Controller-Data path Circuits

Shaheen, Ateeq ur Rehman and Hussin, Fawnizu Azmadi and Hamid, Nor Hisham (2017) A Hybrid Delay Design-for-Testability for Nonseparable RTL Controller-Data path Circuits. Journal of Circuits, Systems and Computers. ISSN 1793-6454

[thumbnail of s0218126617500219.pdf] PDF
s0218126617500219.pdf - Published Version
Restricted to Registered users only

Download (1MB) | Request a copy

Abstract

Path delay testing has become crucial nowadays due to the advancement in process technology. Only enhanced scan (ES) among the scan approaches provides a solution to test the path delay fault (PDF) with large area overhead and the long test application time. This paper proposes a hybrid DFT method for nonseparable controller-data path RTL circuits. A snooping system is introduced which reduces the test application time. It performs the PDF testing between the controller and data path, and for the not-Clear control lines in the data path. The proposed method shared primary inputs and outputs to overcome the extra pin. However, the area overhead for the proposed approach is slightly large for the circuit with a small bit-width data path, which reduced drastically by the increase in the bit-width. The proposed approach supports the at-speed testing and is based on the PDF model. The experimental results showed that the proposed approach reduces the area overhead and drastically reduces the test application time in comparison with the enhanced scan (ES) and hierarchical two-pattern testability (HTPT) approach. Moreover, the technique can achieve a fault coverage identical to that achieved by the ES technique.

Item Type: Article
Departments / MOR / COE: Centre of Excellence > Center for Intelligent Signal and Imaging Research
Depositing User: Dr Fawnizu Azmadi Hussin
Date Deposited: 07 Oct 2016 01:42
Last Modified: 19 Jan 2017 08:20
URI: http://scholars.utp.edu.my/id/eprint/11929

Actions (login required)

View Item
View Item